Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

techmap: Add -dont_map for selective disabling of rules #4775

Merged
merged 2 commits into from
Dec 3, 2024
Merged

techmap: Add -dont_map for selective disabling of rules #4775

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
2962f8f
techmap: Add `-dont_map` for selective disabling of rules
povik Nov 27, 2024
1c7bb70
techmap: Rephrase help
povik Dec 3, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 13 additions & 0 deletions passes/techmap/techmap.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1028,6 +1028,9 @@ struct TechmapPass : public Pass {
log(" map file. Note that the Verilog frontend is also called with the\n");
log(" '-nooverwrite' option set.\n");
log("\n");
log(" -dont_map <celltype>\n");
log(" leave the given cell type unmapped by ignoring any mapping rules for it\n");
log("\n");
log("When a module in the map file has the 'techmap_celltype' attribute set, it will\n");
log("match cells with a type that match the text value of this attribute. Otherwise\n");
log("the module name will be used to match the cell. Multiple space-separated cell\n");
Expand Down Expand Up @@ -1159,6 +1162,7 @@ struct TechmapPass : public Pass {
simplemap_get_mappers(worker.simplemap_mappers);

std::vector<std::string> map_files;
std::vector<RTLIL::IdString> dont_map;
std::string verilog_frontend = "verilog -nooverwrite -noblackbox";
int max_iter = -1;

Expand Down Expand Up @@ -1200,6 +1204,10 @@ struct TechmapPass : public Pass {
worker.ignore_wb = true;
continue;
}
if (args[argidx] == "-dont_map" && argidx+1 < args.size()) {
dont_map.push_back(RTLIL::escape_id(args[++argidx]));
continue;
}
break;
}
extra_args(args, argidx, design);
Expand Down Expand Up @@ -1256,6 +1264,11 @@ struct TechmapPass : public Pass {
celltypeMap[module_name].insert(module->name);
}
}

// Erase any rules disabled with a -dont_map argument
for (auto type : dont_map)
celltypeMap.erase(type);

log_debug("Cell type mappings to use:\n");
for (auto &i : celltypeMap) {
i.second.sort(RTLIL::sort_by_id_str());
Expand Down
Loading