-
Notifications
You must be signed in to change notification settings - Fork 0
/
define_code_functions.py
122 lines (102 loc) · 5.7 KB
/
define_code_functions.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
##############################################################################################
# Copyright 2017 The Johns Hopkins University Applied Physics Laboratory LLC
# All rights reserved.
# Permission is hereby granted, free of charge, to any person obtaining a copy of this
# software and associated documentation files (the "Software"), to deal in the Software
# without restriction, including without limitation the rights to use, copy, modify,
# merge, publish, distribute, sublicense, and/or sell copies of the Software, and to
# permit persons to whom the Software is furnished to do so.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
# INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
# PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE
# LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
# TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
# OR OTHER DEALINGS IN THE SOFTWARE.
#
# 2020-08-07 - modified to work on IDA 7.x - Alexander Pick ([email protected])
#
##############################################################################################
# define_code_functions.py
# Attempts to define the bytes in the user-entered address range as code and then as functions
# based on the user-define smart_prolog and smart_epilog regular expressions for that architecture.
#
# Inputs: start_addr: Start address for segment to define as data
# end_addr: End address for segment to define as data
# data_type: Type of data to set segment to (dependent on architecture)
#
##############################################################################################
import re
import idaapi
################### USER DEFINED VALUES ###################
# Enter a regular expression for how this architecture usually begins and ends functions.
# If the architecture does not dictate how to start or end a function use r".*" to allow
# for any instruction
processor_name = idaapi.get_inf_structure().procname
if processor_name == '8051':
# 8051 Architecture Prologue and Epilogue
smart_prolog = re.compile(r".*")
smart_epilog = re.compile(r"reti{0,1}")
elif processor_name == 'PIC18Cxx':
# PIC18 Architecture Prologue and Epilogue
smart_prolog = re.compile(r".*")
smart_epilog = re.compile(r"return 0")
elif processor_name == 'm32r':
# Mitsubishi M32R Architecutre Prologue and Epilogue
smart_prolog = re.compile(r"push +lr")
smart_epilog = re.compile(r"jmp +lr.*")
elif processor_name == 'TMS32028':
# Texas Instruments TMS320C28x
smart_prolog = re.compile(r".*")
smart_epilog = re.compile(r"lretr")
elif processor_name == 'AVR':
# AVR
smart_prolog = re.compile(r"push +r")
smart_epilog = re.compile(r"reti{0,1}")
elif processor_name == 'RH850':
# RH850
smart_prolog = re.compile(r"prepare \{.*\}, \d")
smart_epilog = re.compile(r"dispose \d, \{*.\}, [lp]")
elif processor_name == 'ARM':
# ARM
smart_prolog = re.compile(r"push \{R4,LR\}")
smart_epilog = re.compile(r"pop \{R4,PC\}")
else:
print "[define_code_functions.py] UNSUPPORTED PROCESSOR. Processor = %s is unsupported. Exiting." % processor_name
raise NotImplementedError('Unsupported Processor Type.')
print "[define_code_functions.py] Processor = %s -- Reg Expressions Selected. Proceeding." % processor_name
############################################################
start_addr = ida_kernwin.ask_addr(ida_ida.inf_get_min_ea(), "Please enter the starting address for the data to be defined.")
end_addr = ida_kernwin.ask_addr(ida_ida.inf_get_max_ea(), "Please enter the ending address for the data to be defined.")
if ((start_addr is not None and end_addr is not None) and (start_addr != BADADDR and end_addr != BADADDR)):
do_make_unk = ida_kernwin.ask_yn(0, "Do you want to make all of the code block UNKNOWN first?")
if (do_make_unk == 1):
curr_addr = start_addr
while (curr_addr < end_addr):
ida_bytes.del_items(curr_addr,idc.DELIT_SIMPLE)
curr_addr += 1
if (do_make_unk != -1):
curr_addr = start_addr
print "[make_code_functions.py] Running script to define code and functions on 0x%x to 0x%x" % (start_addr, end_addr)
while (curr_addr < end_addr):
next_unexplored = ida_search.find_unknown(curr_addr, idaapi.SEARCH_DOWN)
#print "0x%x" % next_unexplored
idc.create_insn(next_unexplored) # We don't care whether it succeeds or fails so not storing retval
curr_addr = next_unexplored
# Finished attempting to make all unexplored bytes into code
# Now, attempt to create functions of all code not currently in a function
print "[make_code_functions.py] Completed attempting to define bytes as code. Now trying to define functions."
curr_addr = start_addr
while (curr_addr != BADADDR and curr_addr < end_addr):
if (ida_bytes.is_code(ida_bytes.get_full_flags(curr_addr)) and idc.get_func_attr(curr_addr, FUNCATTR_START) == BADADDR):
#print "Function Stuffs 0x%0x" % curr_addr
if(smart_prolog.match(idc.generate_disasm_line(curr_addr, 0)) or smart_epilog.match(idc.generate_disasm_line(idc.prev_head(curr_addr), 0))):
#generate_disasm has a force parameter but we are not using it for now
#print "Smart Prolog match"
if (ida_funcs.add_func(curr_addr) != 0):
# MakeFunction(curr_addr) was successful so set curr_addr to next addr after the new function
curr_addr = idc.get_func_attr(curr_addr, FUNCATTR_END) # Returns first address AFTER the end of the function
continue
curr_addr = idc.next_head(curr_addr)
else:
print "[make_code_functions.py] Quitting. Entered address values are not valid."