-
Notifications
You must be signed in to change notification settings - Fork 129
/
Copy pathconv_extend_to_int32.h
455 lines (414 loc) · 12.6 KB
/
conv_extend_to_int32.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
/* Copyright (C) 2013-2017 Povilas Kanapickas <[email protected]>
Distributed under the Boost Software License, Version 1.0.
(See accompanying file LICENSE_1_0.txt or copy at
http://www.boost.org/LICENSE_1_0.txt)
*/
#ifndef LIBSIMDPP_SIMDPP_DETAIL_INSN_CONV_EXTEND_TO_INT32_H
#define LIBSIMDPP_SIMDPP_DETAIL_INSN_CONV_EXTEND_TO_INT32_H
#ifndef LIBSIMDPP_SIMD_H
#error "This file must be included through simd.h"
#endif
#include <simdpp/types.h>
#include <simdpp/core/combine.h>
#include <simdpp/detail/insn/conv_extend_to_int16.h>
#include <simdpp/core/i_shift_r.h>
#include <simdpp/core/move_l.h>
#include <simdpp/core/zip_hi.h>
#include <simdpp/core/zip_lo.h>
#include <simdpp/core/unzip_lo.h>
namespace simdpp {
namespace SIMDPP_ARCH_NAMESPACE {
namespace detail {
namespace insn {
// -----------------------------------------------------------------------------
static SIMDPP_INL
uint32<8> i_to_uint32(const uint16<8>& a)
{
#if SIMDPP_USE_NULL
uint32<8> r;
for (unsigned i = 0; i < r.length; i++) {
r.vec(i/4).el(i%4) = uint32_t(a.el(i));
}
return r;
#elif SIMDPP_USE_AVX2
return _mm256_cvtepu16_epi32(a.native());
#elif SIMDPP_USE_SSE4_1
uint32<8> r;
r.vec<0>() = _mm_cvtepu16_epi32(a.native());
r.vec<1>() = _mm_cvtepu16_epi32(move8_l<4>(a).native());
return r;
#elif SIMDPP_USE_SSE2 || SIMDPP_USE_MSA || (SIMDPP_USE_ALTIVEC && SIMDPP_LITTLE_ENDIAN)
uint16<8> zero = make_zero();
uint32<8> r;
r.vec<0>() = zip8_lo(a, zero);
r.vec<1>() = zip8_hi(a, zero);
return r;
#elif (SIMDPP_USE_ALTIVEC && SIMDPP_BIG_ENDIAN)
uint16<8> zero = make_zero();
uint32<8> r;
r.vec<0>() = zip8_lo(zero, a);
r.vec<1>() = zip8_hi(zero, a);
return r;
#elif SIMDPP_USE_NEON
uint32<8> r;
r.vec<0>() = vmovl_u16(vget_low_u16(a.vec<0>().native()));
r.vec<1>() = vmovl_u16(vget_high_u16(a.vec<1>().native()));
return r;
#endif
}
#if SIMDPP_USE_AVX2
SIMDPP_INL uint32<16> i_to_uint32(const uint16<16>& a)
{
#if SIMDPP_USE_AVX512F
return _mm512_cvtepu16_epi32(a.native());
#else
uint32<16> r;
uint16<8> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm256_cvtepu16_epi32(a0.native());
r.vec<1>() = _mm256_cvtepu16_epi32(a1.native());
return r;
#endif
}
#endif
#if SIMDPP_USE_AVX512BW
SIMDPP_INL uint32<32> i_to_uint32(const uint16<32>& a)
{
uint32<32> r;
uint16<16> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm512_cvtepu16_epi32(a0.native());
r.vec<1>() = _mm512_cvtepu16_epi32(a1.native());
return r;
}
#endif
template<unsigned I, unsigned End, unsigned M, unsigned N>
struct uint_16_to_uint32_converter {
static SIMDPP_INL void convert(uint32<N>& dst, const uint16<N>& src)
{
#if SIMDPP_USE_AVX512F && !SIMDPP_USE_AVX512BW
dst.template vec<I>() = i_to_uint32(src.template vec<I>());
#else
uint32<M> sr;
sr = i_to_uint32(src.template vec<I>());
dst.template vec<I*2>() = sr.template vec<0>();
dst.template vec<I*2+1>() = sr.template vec<1>();
#endif
uint_16_to_uint32_converter<I + 1, End, M, N>::convert(dst, src);
}
};
template<unsigned End, unsigned M, unsigned N>
struct uint_16_to_uint32_converter<End, End, M, N> {
static SIMDPP_INL void convert(uint32<N>& dst, const uint16<N>& src)
{
(void) dst;
(void) src;
}
};
template<unsigned N> SIMDPP_INL
uint32<N> i_to_uint32(const uint16<N>& a)
{
uint32<N> r;
uint_16_to_uint32_converter<0, uint16<N>::vec_length, uint16<N>::base_length, N>::convert(r, a);
return r;
}
// -----------------------------------------------------------------------------
static SIMDPP_INL
uint32<16> i_to_uint32(const uint8<16>& a)
{
#if SIMDPP_USE_NULL
uint32<16> r;
for (unsigned i = 0; i < r.length; i++) {
r.vec(i/4).el(i%4) = uint32_t(a.el(i));
}
return r;
#elif SIMDPP_USE_AVX512F
return _mm512_cvtepu8_epi32(a.native());
#elif SIMDPP_USE_AVX2
uint32<16> r;
r.vec<0>() = _mm256_cvtepu8_epi32(a.native());
r.vec<1>() = _mm256_cvtepu8_epi32(move16_l<8>(a).native());
return r;
#elif SIMDPP_USE_SSE4_1
uint32<16> r;
r.vec<0>() = _mm_cvtepu8_epi32(a.native());
r.vec<1>() = _mm_cvtepu8_epi32(move16_l<4>(a).native());
r.vec<2>() = _mm_cvtepu8_epi32(move16_l<8>(a).native());
r.vec<3>() = _mm_cvtepu8_epi32(move16_l<12>(a).native());
return r;
#elif SIMDPP_USE_SSE2 || SIMDPP_USE_NEON || SIMDPP_USE_ALTIVEC || SIMDPP_USE_MSA
return i_to_uint32(i_to_uint16(a));
#endif
}
#if SIMDPP_USE_AVX2
SIMDPP_INL uint32<32> i_to_uint32(const uint8<32>& a)
{
#if SIMDPP_USE_AVX512F
uint32<32> r;
uint8<16> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm512_cvtepu8_epi32(a0.native());
r.vec<1>() = _mm512_cvtepu8_epi32(a1.native());
return r;
#else
uint32<32> r;
uint8<16> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm256_cvtepu8_epi32(a0.native());
r.vec<1>() = _mm256_cvtepu8_epi32(move16_l<8>(a0).native());
r.vec<2>() = _mm256_cvtepu8_epi32(a1.native());
r.vec<3>() = _mm256_cvtepu8_epi32(move16_l<8>(a1).native());
return r;
#endif
}
#endif
#if SIMDPP_USE_AVX512BW
SIMDPP_INL uint32<64> i_to_uint32(const uint8<64>& a)
{
uint32<64> r;
uint8<32> a01, a23;
uint8<16> a0, a1, a2, a3;
split(a, a01, a23);
split(a01, a0, a1);
split(a23, a2, a3);
r.vec<0>() = _mm512_cvtepu8_epi32(a0.native());
r.vec<1>() = _mm512_cvtepu8_epi32(a1.native());
r.vec<2>() = _mm512_cvtepu8_epi32(a2.native());
r.vec<3>() = _mm512_cvtepu8_epi32(a3.native());
return r;
}
#endif
template<unsigned I, unsigned End, unsigned M, unsigned N>
struct uint_8_to_uint32_converter {
static SIMDPP_INL void convert(uint32<N>& dst, const uint8<N>& src)
{
#if SIMDPP_USE_AVX512F && !SIMDPP_USE_AVX512BW
uint32<M> sr;
sr = i_to_uint32(src.template vec<I>());
dst.template vec<I*2>() = sr.template vec<0>();
dst.template vec<I*2+1>() = sr.template vec<1>();
#else
uint32<M> sr;
sr = i_to_uint32(src.template vec<I>());
dst.template vec<I*4>() = sr.template vec<0>();
dst.template vec<I*4+1>() = sr.template vec<1>();
dst.template vec<I*4+2>() = sr.template vec<2>();
dst.template vec<I*4+3>() = sr.template vec<3>();
#endif
uint_8_to_uint32_converter<I + 1, End, M, N>::convert(dst, src);
}
};
template<unsigned End, unsigned M, unsigned N>
struct uint_8_to_uint32_converter<End, End, M, N> {
static SIMDPP_INL void convert(uint32<N>& dst, const uint8<N>& src)
{
(void) dst;
(void) src;
}
};
template<unsigned N> SIMDPP_INL
uint32<N> i_to_uint32(const uint8<N>& a)
{
uint32<N> r;
uint_8_to_uint32_converter<0, uint8<N>::vec_length, uint8<N>::base_length, N>::convert(r, a);
return r;
}
// -----------------------------------------------------------------------------
static SIMDPP_INL
int32<8> i_to_int32(const int16<8>& a)
{
#if SIMDPP_USE_NULL
int32<8> r;
for (unsigned i = 0; i < r.length; i++) {
r.vec(i/4).el(i%4) = int32_t(a.el(i));
}
return r;
#elif SIMDPP_USE_AVX2
return _mm256_cvtepi16_epi32(a.native());
#elif SIMDPP_USE_SSE4_1
int32x8 r;
r.vec<0>() = _mm_cvtepi16_epi32(a.native());
r.vec<1>() = _mm_cvtepi16_epi32(move8_l<4>(a).native());
return r;
#elif SIMDPP_USE_SSE2 || SIMDPP_USE_MSA
int16x8 sign = shift_r<15>(a);
int32x4 lo, hi;
lo = zip8_lo(a, sign);
hi = zip8_hi(a, sign);
return combine(lo, hi);
#elif SIMDPP_USE_NEON
int32x8 r;
r.vec<0>() = vmovl_s16(vget_low_s16(a.vec<0>().native()));
r.vec<1>() = vmovl_s16(vget_high_s16(a.vec<1>().native()));
return r;
#elif SIMDPP_USE_ALTIVEC
int32x4 b0, b1;
b0 = vec_unpackh((__vector int16_t)a.vec<0>().native());
b1 = vec_unpackl((__vector int16_t)a.vec<0>().native());
return combine(b0, b1);
#endif
}
#if SIMDPP_USE_AVX2
static SIMDPP_INL
int32<16> i_to_int32(const int16<16>& a)
{
#if SIMDPP_USE_AVX512F
return _mm512_cvtepi16_epi32(a.native());
#else
int32<8> r0, r1;
int16<8> a0, a1;
split(a, a0, a1);
r0 = _mm256_cvtepi16_epi32(a0.native());
r1 = _mm256_cvtepi16_epi32(a1.native());
return combine(r0, r1);
#endif
}
#endif
#if SIMDPP_USE_AVX512BW
SIMDPP_INL int32<32> i_to_int32(const int16<32>& a)
{
int32<16> r0, r1;
int16<16> a0, a1;
split(a, a0, a1);
r0 = _mm512_cvtepi16_epi32(a0.native());
r1 = _mm512_cvtepi16_epi32(a1.native());
return combine(r0, r1);
}
#endif
template<unsigned I, unsigned End, unsigned M, unsigned N>
struct int16_to_int32_converter {
static SIMDPP_INL void convert(int32<N>& dst, const int16<N>& src)
{
#if SIMDPP_USE_AVX512F && !SIMDPP_USE_AVX512BW
dst.template vec<I>() = i_to_int32(src.template vec<I>());
#else
int32<M> sr;
sr = i_to_int32(src.template vec<I>());
dst.template vec<I*2>() = sr.template vec<0>();
dst.template vec<I*2+1>() = sr.template vec<1>();
#endif
int16_to_int32_converter<I + 1, End, M, N>::convert(dst, src);
}
};
template<unsigned End, unsigned M, unsigned N>
struct int16_to_int32_converter<End, End, M, N> {
static SIMDPP_INL void convert(int32<N>& dst, const int16<N>& src)
{
(void) dst;
(void) src;
}
};
template<unsigned N> SIMDPP_INL
int32<N> i_to_int32(const int16<N>& a)
{
int32<N> r;
int16_to_int32_converter<0, int16<N>::vec_length, int16<N>::base_length, N>::convert(r, a);
return r;
}
// -----------------------------------------------------------------------------
static SIMDPP_INL
int32<16> i_to_int32(const int8<16>& a)
{
#if SIMDPP_USE_NULL
int32<16> r;
for (unsigned i = 0; i < r.length; i++) {
r.vec(i/4).el(i%4) = int32_t(a.el(i));
}
return r;
#elif SIMDPP_USE_AVX512F
return _mm512_cvtepi8_epi32(a.native());
#elif SIMDPP_USE_AVX2
int32<16> r;
r.vec<0>() = _mm256_cvtepi8_epi32(a.native());
r.vec<1>() = _mm256_cvtepi8_epi32(move16_l<8>(a).native());
return r;
#elif SIMDPP_USE_SSE4_1
int32<16> r;
r.vec<0>() = _mm_cvtepi8_epi32(a.native());
r.vec<1>() = _mm_cvtepi8_epi32(move16_l<4>(a).native());
r.vec<2>() = _mm_cvtepi8_epi32(move16_l<8>(a).native());
r.vec<3>() = _mm_cvtepi8_epi32(move16_l<12>(a).native());
return r;
#elif SIMDPP_USE_SSE2 || SIMDPP_USE_NEON || SIMDPP_USE_ALTIVEC || SIMDPP_USE_MSA
return i_to_int32(i_to_int16(a));
#endif
}
#if SIMDPP_USE_AVX2
static SIMDPP_INL
int32<32> i_to_int32(const int8<32>& a)
{
#if SIMDPP_USE_AVX512F
int32<32> r;
int8<16> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm512_cvtepi8_epi32(a0.native());
r.vec<1>() = _mm512_cvtepi8_epi32(a1.native());
return r;
#else
int32<32> r;
int8<16> a0, a1;
split(a, a0, a1);
r.vec<0>() = _mm256_cvtepi8_epi32(a0.native());
r.vec<1>() = _mm256_cvtepi8_epi32(move16_l<8>(a0).native());
r.vec<2>() = _mm256_cvtepi8_epi32(a1.native());
r.vec<3>() = _mm256_cvtepi8_epi32(move16_l<8>(a1).native());
return r;
#endif
}
#endif
#if SIMDPP_USE_AVX512BW
SIMDPP_INL int32<64> i_to_int32(const int8<64>& a)
{
int32<64> r;
int8<32> a01, a23;
int8<16> a0, a1, a2, a3;
split(a, a01, a23);
split(a01, a0, a1);
split(a23, a2, a3);
r.vec<0>() = _mm512_cvtepi8_epi32(a0.native());
r.vec<1>() = _mm512_cvtepi8_epi32(a1.native());
r.vec<2>() = _mm512_cvtepi8_epi32(a2.native());
r.vec<3>() = _mm512_cvtepi8_epi32(a3.native());
return r;
}
#endif
template<unsigned I, unsigned End, unsigned M, unsigned N>
struct int8_to_int32_converter {
static SIMDPP_INL void convert(int32<N>& dst, const int8<N>& src)
{
#if SIMDPP_USE_AVX512F && !SIMDPP_USE_AVX512BW
int32<M> sr;
sr = i_to_int32(src.template vec<I>());
dst.template vec<I*2>() = sr.template vec<0>();
dst.template vec<I*2+1>() = sr.template vec<1>();
#else
int32<M> sr;
sr = i_to_int32(src.template vec<I>());
dst.template vec<I*4>() = sr.template vec<0>();
dst.template vec<I*4+1>() = sr.template vec<1>();
dst.template vec<I*4+2>() = sr.template vec<2>();
dst.template vec<I*4+3>() = sr.template vec<3>();
#endif
int8_to_int32_converter<I + 1, End, M, N>::convert(dst, src);
}
};
template<unsigned End, unsigned M, unsigned N>
struct int8_to_int32_converter<End, End, M, N> {
static SIMDPP_INL void convert(int32<N>& dst, const int8<N>& src)
{
(void) dst;
(void) src;
}
};
template<unsigned N> SIMDPP_INL
int32<N> i_to_int32(const int8<N>& a)
{
int32<N> r;
int8_to_int32_converter<0, int8<N>::vec_length, int8<N>::base_length, N>::convert(r, a);
return r;
}
} // namespace insn
} // namespace detail
} // namespace SIMDPP_ARCH_NAMESPACE
} // namespace simdpp
#endif