We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
I want to report issues with descriptions (syntax and opcodes) in these chapters:
5.33 LURWU: a load word instruction that shifts 32 bits of registers and extends zero bits.
5.34 LWD: a load word instruction that loads double registers and extends signed bits.
LLVM disassembler shows one extra operand for:
lwd t1, t2, (t3), 2, 3 lwud t1, t2, (t3), 2, 3 ldd t1, t2, (t3), 2, 4 swd t1, t2, (t3), 2, 3 sdd t1, t2, (t3), 2, 4
instructions. Is it OK?
The text was updated successfully, but these errors were encountered:
It looks like ok :)
Sorry, something went wrong.
No branches or pull requests
I want to report issues with descriptions (syntax and opcodes) in these chapters:
5.33 LURWU: a load word instruction that shifts 32 bits of registers and
extends zero bits.
5.34 LWD: a load word instruction that loads double registers and extends signed bits.
LLVM disassembler shows one extra operand for:
lwd t1, t2, (t3), 2, 3
lwud t1, t2, (t3), 2, 3
ldd t1, t2, (t3), 2, 4
swd t1, t2, (t3), 2, 3
sdd t1, t2, (t3), 2, 4
instructions. Is it OK?
The text was updated successfully, but these errors were encountered: