Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update relu_arm.cpp #189

Merged
merged 3 commits into from
Nov 14, 2017
Merged

Update relu_arm.cpp #189

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
c4993cb
Update relu_arm.cpp
Feng137 Nov 13, 2017
f0e085b
Update relu_arm.cpp
Feng137 Nov 14, 2017
e532829
Update prelu_arm.cpp
Feng137 Nov 14, 2017
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion src/layer/arm/prelu_arm.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -72,7 +72,7 @@ int PReLU_arm::forward(const Mat& bottom_blob, Mat& top_blob) const
"vdup.f32 q2, %6 \n"
"0: \n"
"pld [%1, #128] \n"
"vld1.f32 {d0-d1}, [%1 :128] \n"
"vld1.f32 {d0-d1}, [%1 :128]! \n"
"vcle.f32 q3, q0, q1 \n"
"vmul.f32 q4, q0, q2 \n"
"vbit.32 q0, q4, q3 \n"
Expand Down
2 changes: 1 addition & 1 deletion src/layer/arm/relu_arm.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -130,7 +130,7 @@ int ReLU_arm::forward(const Mat& bottom_blob, Mat& top_blob) const
"vdup.f32 q2, %6 \n"
"0: \n"
"pld [%1, #128] \n"
"vld1.f32 {d0-d1}, [%1 :128] \n"
"vld1.f32 {d0-d1}, [%1 :128]! \n"
"vcle.f32 q3, q0, q1 \n"
"vmul.f32 q4, q0, q2 \n"
"vbit.32 q0, q4, q3 \n"
Expand Down