Skip to content

Commit

Permalink
Merge pull request #4489 from mkfahim/adding-verilog
Browse files Browse the repository at this point in the history
Adding Verilog to the topics
  • Loading branch information
jmeridth authored Oct 20, 2024
2 parents 9012e3c + 037728a commit 2368848
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions topics/verilog/index.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
---
aliases: hdl, hardware-description-language
display_name: Verilog
short_description: Verilog is a hardware description language used to model electronic systems.
topic: verilog
wikipedia_url: https://en.wikipedia.org/wiki/Verilog
---
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

0 comments on commit 2368848

Please sign in to comment.