Skip to content
View isomoye's full-sized avatar

Block or report isomoye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. EEGR471 EEGR471 Public

    EEGR471 VLSI

    Verilog 2 1

  2. ECE522_Project ECE522_Project Public

    kmeans_vhdl

    VHDL 1

  3. LPD_Ctrl LPD_Ctrl Public

    VHDL

  4. eegr_417 eegr_417 Public

    eegr 417 projects

    SystemVerilog

  5. caravel_user_project caravel_user_project Public template

    Forked from efabless/caravel_user_project

    https://caravel-user-project.readthedocs.io

    Verilog

  6. reram_test reram_test Public

    Verilog

12 contributions in the last year

Contribution Graph
Day of Week February March April May June July August September October November December January February
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

February 2025

isomoye has no activity yet for this period.
Loading

Seeing something unexpected? Take a look at the GitHub profile guide.