Skip to content

[rtl,clkmgr] Fix missing jitter regwen #6043

[rtl,clkmgr] Fix missing jitter regwen

[rtl,clkmgr] Fix missing jitter regwen #6043

Triggered via pull request February 14, 2025 16:01
Status Success
Total duration 4h 43m 21s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 4m
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
1h 35m
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310  /  Build bitstream
1h 9m
Earl Grey for CW310 / Build bitstream
Lint (slow)
11m 36s
Lint (slow)
Build documentation
5m 24s
Build documentation
Airgapped build
10m 52s
Airgapped build
Verible lint
1m 12s
Verible lint
Run OTBN smoke Test
2m 28s
Run OTBN smoke Test
Run OTBN crypto tests
2m 32s
Run OTBN crypto tests
Verilated English Breakfast
7m 29s
Verilated English Breakfast
Verilated Earl Grey
1h 16m
Verilated Earl Grey
CW305's Bitstream
24m 10s
CW305's Bitstream
Build Docker Containers
2m 46s
Build Docker Containers
Build and test software
17m 42s
Build and test software
Build and test Darjeeling software
3m 49s
Build and test Darjeeling software
QEMU smoketest
2m 36s
QEMU smoketest
Hyper310 ROM_EXT Tests  /  FPGA test
15m 8s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
26m 29s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
29m 51s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
32m 2s
CW310 Manufacturing Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
3m 30s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
47s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
5m 26s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
15m 42s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
4m 51s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
39m 22s
CW340 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
4m 36s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
38m 25s
CW310 ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
23s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.38 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
59.9 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
56.5 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
32.1 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
7.13 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
37.3 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.4 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
186 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.25 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
45.3 KB
partial-build-bin-chip_earlgrey_cw310
5.99 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6 MB
partial-build-bin-chip_earlgrey_cw340
9.91 MB
sw_build_test-test-results
74 KB
verilated_englishbreakfast
7.04 MB
verilator_earlgrey-test-results
9.2 KB