fix: Ensure that destination register is allocated when moving between registers in brillig gen #4316
GitHub Advanced Security / CodeQL
succeeded
Feb 9, 2024 in 2s
No new alerts in code changed by this pull request
Loading