Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[JDK-8346653] Add vzeroupper upon the entrance of AMD64 sha1 and sha256 stubs. #10353

Merged
merged 1 commit into from
Dec 20, 2024

Conversation

graalvmbot
Copy link
Collaborator

SHA-1 and SHA-256 instructions from the Intel SHA extensions (sha_ni) are SSE-based and may suffer from the performance penalty of SSE-AVX transition. This PR prepends vzeroupper to the AMD64 sha1 and sha256 stubs where these instructions are used. There is no need for inserting vzeroupper within the stub even though there may be AVX-encoded instructions, because these stubs only operate on the lower 128 bits. It addresses the performance issue described in #10275

@oracle-contributor-agreement oracle-contributor-agreement bot added the OCA Verified All contributors have signed the Oracle Contributor Agreement. label Dec 19, 2024
@graalvmbot graalvmbot closed this Dec 20, 2024
@graalvmbot graalvmbot merged commit 2a2e50b into master Dec 20, 2024
11 of 13 checks passed
@graalvmbot graalvmbot deleted the yz/GR-60402 branch December 20, 2024 05:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
OCA Verified All contributors have signed the Oracle Contributor Agreement.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants