[JDK-8346653] Add vzeroupper upon the entrance of AMD64 sha1 and sha256 stubs. #10353
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
SHA-1 and SHA-256 instructions from the Intel SHA extensions (sha_ni) are SSE-based and may suffer from the performance penalty of SSE-AVX transition. This PR prepends vzeroupper to the AMD64 sha1 and sha256 stubs where these instructions are used. There is no need for inserting vzeroupper within the stub even though there may be AVX-encoded instructions, because these stubs only operate on the lower 128 bits. It addresses the performance issue described in #10275