Skip to content
This repository has been archived by the owner on Aug 20, 2024. It is now read-only.

Update spec to disallow 0-bit mux sel #2305

Merged
merged 2 commits into from
Aug 2, 2021

Conversation

seldridge
Copy link
Member

Change the FIRRTL spec to disallow a zero-width multiplexer select.
Clarify that the select line can be either one-bit or zero-bit, but will
infer to one-bit.

This reverts language introduced in #2285 which did not match the Scala FIRRTL Compiler implementation around 0-bit select lines introduced in #2182.

For more discussion on the livelock that's been going on here, see: llvm/circt#1471 (comment).

Change the FIRRTL spec to disallow a zero-width multiplexer select.
Clarify that the select line can be either one-bit or zero-bit, but will
infer to one-bit.

Signed-off-by: Schuyler Eldridge <[email protected]>
@seldridge seldridge requested a review from azidar July 29, 2021 03:28
@seldridge seldridge added this to the 1.4.x milestone Aug 2, 2021
@seldridge seldridge added the Please Merge Accepted PRs that are ready to be merged. Useful when waiting on CI. label Aug 2, 2021
@mergify mergify bot merged commit ff1cd28 into master Aug 2, 2021
mergify bot pushed a commit that referenced this pull request Aug 2, 2021
Change the FIRRTL spec to disallow a zero-width multiplexer select.
Clarify that the select line can be either one-bit or zero-bit, but will
infer to one-bit.

Signed-off-by: Schuyler Eldridge <[email protected]>

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
(cherry picked from commit ff1cd28)

# Conflicts:
#	spec/spec.pdf
#	spec/spec.tex
@mergify mergify bot added the Backported This PR has been backported to marked stable branch label Aug 2, 2021
seldridge added a commit that referenced this pull request Aug 2, 2021
Change the FIRRTL spec to disallow a zero-width multiplexer select.
Clarify that the select line can be either one-bit or zero-bit, but will
infer to one-bit.

Signed-off-by: Schuyler Eldridge <[email protected]>

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
(cherry picked from commit ff1cd28)
mergify bot added a commit that referenced this pull request Aug 2, 2021
Change the FIRRTL spec to disallow a zero-width multiplexer select.
Clarify that the select line can be either one-bit or zero-bit, but will
infer to one-bit.

Signed-off-by: Schuyler Eldridge <[email protected]>

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
(cherry picked from commit ff1cd28)

Co-authored-by: Schuyler Eldridge <[email protected]>
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
Backported This PR has been backported to marked stable branch Please Merge Accepted PRs that are ready to be merged. Useful when waiting on CI.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants