Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Vivado block design changes #18

Closed
wants to merge 5 commits into from
Closed

Vivado block design changes #18

wants to merge 5 commits into from

Commits on Dec 11, 2019

  1. Fix empty statement in sequential block warning 

    Extra semicolon
    @d953i
    d953i committed Dec 11, 2019
    Configuration menu
    Copy the full SHA
    28f724b View commit details
    Browse the repository at this point in the history

Commits on Dec 12, 2019

  1. Use parameters for module ports 

    No perfect solution for Verilog2001 - can't use localparam for module ports, so have to either  change localparam to parameters or use expression in ports definition.
Doing latter in this commit.
    @d953i
    d953i committed Dec 12, 2019
    Configuration menu
    Copy the full SHA
    39c8b7d View commit details
    Browse the repository at this point in the history

  2. Create localparam_warning.png

    @d953i
    d953i committed Dec 12, 2019
    Configuration menu
    Copy the full SHA
    50197a5 View commit details
    Browse the repository at this point in the history

  3. Delete localparam_warning.png

    @d953i
    d953i committed Dec 12, 2019
    Configuration menu
    Copy the full SHA
    1850f8d View commit details
    Browse the repository at this point in the history

Commits on Dec 14, 2019

  1. Merge branch 'master' into 39c8b7d

    @ZipCPU
    ZipCPU committed Dec 14, 2019
    Configuration menu
    Copy the full SHA
    9e29865 View commit details
    Browse the repository at this point in the history